Vinod Krishnan .V, M. Saravana Kumar, VLSI Design Tools and Technology (VDTT), IIT Delhi (http://web.iitd.ac.in/~vdtt/)
January 5, 2011, 11.30 am (VLSI Conference, IIT-Madras)
The 'luck' factor
5 weeks ago
Subscribe to:
Post Comments (Atom)
0 comments:
Post a Comment